



## Application Note: JN-AN-1172

### JN516x Customer Module Evaluation Tool

This Application Note describes how to use the JN51xx Customer Module Evaluation Tool to place the NXP JN516x microcontroller into a number of test modes that enable measurement of module performance.

## Application Overview

The software supplied with this Application Note allows the performance of customer modules based on the NXP JN516x device to be evaluated in various ways including received signal strength, packet error rate (PER), crystal oscillator frequency and current consumption, among others. Some tests require the use of two boards (carrying JN516x-based modules).

The tool is provided in two parts:

- **Customer Module Evaluation Tool:** This is the main part of the tool which provides all functionality except the PER testing (see below)
- **Module PER Test Tool:** This part performs PER testing on a JN516x-based module.

Only one of the above tools can be used at a time. The required application must be loaded into the Flash memory of the module under test.

## Compatibility

The software provided with this Application Note has been tested with the following kits and SDK (Software Developer's Kit) versions:

| Product Type   | Part Number  | Version | Supported Chips        |
|----------------|--------------|---------|------------------------|
| Evaluation Kit | JN516x-EK001 | -       | JN5168, JN5164, JN5161 |
| SDK Libraries  | JN-SW-4065   | V789    | JN5168, JN5164, JN5161 |
|                | JN-SW-4063   | V787    |                        |
| SDK Toolchain  | JN-SW-4041   | v1.1    | JN5168                 |

## Building and Downloading the Application

The JN51xx Customer Module Evaluation Tool is provided in this Application Note as two applications: **AN1172\_CustomerModuleEvalTool** and **AN1172\_ModulePerTest**.

These applications can be built for the JN5168, JN5164 and JN5161 microcontrollers using the Eclipse IDE or makefiles.

In order to build the supplied software, the application's folder must be placed in the **Application** folder of the NXP/Jennic SDK installation:

**<JN516x\_SDK\_ROOT>\Application**

where **<JN516x\_SDK\_ROOT>** is the path into which the SDK was installed (by default, this is **C:\Jennic**). The **Application** directory is automatically created when you install the SDK.

Build the application as described in the appropriate section below, depending on whether you intend to use Eclipse or makefiles.

## Using Eclipse

To build one of the applications and load it into a JN516x-based module, follow the instructions below (only one application can be present in Flash memory at a time):

1. Ensure that the project directory is located in

**<JN516x\_SDK\_ROOT>\Application**

where **<JN516x\_SDK\_ROOT>** is the path into which the SDK was installed.

2. Start the Eclipse platform and import the relevant project files (**.project** and **.cproject**) as follows:
  - a) In Eclipse, follow the menu path **File>Import** to display the **Import** dialogue box.
  - b) In the dialogue box, expand **General**, select **Existing Projects into Workspace** and click **Next**.
  - c) Enable **Select root directory**, browse to the **Application** directory and click **OK**.
  - d) In the **Projects** box, select the project to be imported and click **Finish**.




**Note:** For **JN5168** device, specify `JENNIC_CHIP=JN5168`



**Note:** For **JN5164** device, specify `JENNIC_CHIP=JN5164`



**Note:** For **JN5161** device, specify `JENNIC_CHIP=JN5161`

3. Build the application. To do this, ensure that the project is highlighted in the left panel of Eclipse and use the drop-down list associated with the hammer icon  in the Eclipse toolbar to select the relevant build configuration – once selected, the application will automatically build.

The binary file will be created in the **Build** directory, the resulting filename indicating the chip type (e.g. **JN5168**) for which the application was built.

4. Load the resulting binary file into the module. You can do this using the JN51xx Flash Programmer, which can be launched from within Eclipse or used directly (and is described in the *JN51xx Flash Programmer User Guide (JN-UG-3007)*).

### Using Makefiles

The **Build** directory contains the makefiles for the applications. A makefile covers both applications.

To build the applications and load one of them into a JN516x-based module, follow the instructions below (only one application can be present in Flash memory at a time):

1. Ensure that the project directory is located in

**<JN516x\_SDK\_ROOT>\Application**

where **<JN516x\_SDK\_ROOT>** is the path into which the SDK was installed.

2. Navigate to the **Build** directory for the applications and then enter a make command, as described below.

The instruction below assumes that the type of JN516x chip has been specified in the makefile (e.g. `JENNIC_CHIP=JN5168`).

At the command prompt, enter:

```
make clean all
```

Alternatively, the JN516x chip type can be specified in the make command – for example:

```
make JENNIC_CHIP=JN5168 clean all
```

3. Load one of the resulting binary files into the module. To do this, use the JN51xx Flash Programmer, described in the *JN51xx Flash Programmer User Guide (JN-UG-3007)*.

### Setting Up and Running the Tool

You will access the tool running on the JN516x-based module from a PC. Set up a connection between a PC and the board (carrying the JN516x-based module) as follows:


1. If not already done, load the desired application into a JN516x-based module using the JN51xx Flash Programmer, described in the *JN51xx Flash Programmer User Guide (JN-UG-3007)*. The possible applications are:
  - **AN1172\_CustomerModuleEvalTool\_JN51xx.bin**
  - **AN1172\_ModulePerTest\_JN51xx.bin**

This step involves connecting a PC to the Carrier Board using a 'USB A to Mini B' cable (supplied in JN516x-EK001). Once application loading has completed, leave this cable connected.


2. Close the JN51xx Flash Programmer.
3. Reset the target board.
4. Open a connection to the board using a terminal emulator at 38400 baud, no parity, 8 data bits, 1 stop bit and no handshaking.

Operational instructions are provided below for those using Microsoft HyperTerminal to interface with the tool.


1. Launch HyperTerminal: **Accessories > Communications > HyperTerminal**.
2. Access the **New Connection** dialogue box: **File > New Connection**.  
Type a name for the connection, then click **OK**.




3. Choose the serial communications port that the board is connected to and then click **OK**



4. Set the port settings to 38400 bits per second, 8 data bits, no parity, 1 stop bit and no flow control, then click **OK**.



5. Access the **Properties** dialogue box: **File > Properties**. Click on the **Settings** tab (shown below), ensure the box labelled **Emulation** is set to “Auto detect” and then click **OK**.



6. Press any key, and the screen shown below will be generated by the board.

```

*****
* Customer Module Evaluation Tool *
* Version 1.02 *
* Compiled Mar 11 2009 10:10:28 *
* Production Test API Version 0x00010018 *
*****
a) Standard Module
b) Standard Module (Boost Mode - JN513x Only)
c) Standard Module (0dBm Mode - JN5148 Only)
d) High Power Module
e) Telec Low Power Module
f) Telec High Power Module

Please choose an option >_

```

7. In the above screen:
- Select the appropriate module type from those listed.
  - You will now be prompted to specify the CPU clock frequency – select 16 MHz or 32 MHz, as appropriate.
  - If you are using the main part of the tool, you will now be prompted to specify one of the following test modes:
    - TX Power Test (CW)
    - TX Power Test (Modulated)
    - Receive Test
    - Oscillator Frequency Test
    - Current Measurement Test
    - RF Power Measurement
    - Trigger Packet Test
    - Receive Packets Test
    - Transmit Packets Test
    - Connectionless Packet Error Rate Test
    - CCA Test

If you are using the PER tester, only one test mode is available.

The above test modes are described below.

## Transmit Power Test (CW Mode)

The CW mode Transmit Power Test puts the device into a transmit state, generating a continuous wave signal. The duty cycle, power output level and operating frequency can be selected by the user.

## Transmit Power Test (Modulated Mode)

The modulated Transmit Power Test mode puts the device into a transmit state, generating a signal modulated by a pseudo-random bit stream (PRBS). The duty cycle, power output level and operating frequency can be selected by the user.

## Receive Test

The Receive Test mode puts the device in receive mode on a channel selected by the user, and generates a display showing current received signal strength and peak signal strength in dBm.

## Oscillator Frequency Test

The Oscillator Frequency Test allows accurate measurements of the crystal oscillator frequency to be taken. When selected, the device is put into a test mode in which the 16-MHz microprocessor clock signal is output as a square wave on digital I/O pin DIO10.

## Current Measurement Tests

This option offers a choice of the different modes that affect the device's electrical current consumption. Choosing one of these options allows current measurements to be taken in the corresponding mode.

The modes available are as follows:

- Microcontroller in deep sleep mode without memory retention
- Microcontroller in sleep mode without memory retention
- Microcontroller in sleep mode with memory retention
- Microcontroller in doze mode
- Microcontroller running
- Microcontroller running with protocol domain powered
- Microcontroller running with protocol domain powered and radio transmitting
- Microcontroller running with protocol domain powered and radio receiving

If carrying out sleep current measurements using a JN516x device on a DR1048 sensor board, the board current can be minimised by removing R9 to open circuit D9. Leakage current can also be minimised by setting the DIO control lines to the sensors HIGH and the DIO lines to D1 and D2 HIGH.



**Caution:** For the sleep mode current tests, depending on which serial terminal is being used, it may be necessary to disconnect the serial dongle and reset the board after the test is complete. This is due to some terminal emulators asserting the RTS signal, which is used by the JN51xx Flash Programmer to signal programming mode, causing the device to jump into programming mode upon start-up.

## RF Power Measurement

When the RF Power Measurement option is selected, the JN516x device can be used as a simple RF power meter. This function continuously scans across channels and takes a measurement of the received energy on each channel. After a scan is complete, the highest recorded signal strength is displayed in dBm to an accuracy of about  $\pm 3$  dBm.

## Trigger Packet Test

The Trigger Packet Test is designed to test the sensitivity of the receive path. In this mode, the device generates a trigger signal which should be connected to an arbitrary waveform generator configured to generate an ideal packet each time it is triggered. The number of trigger pulses generated, and hence the number of packets transmitted from the signal generator, can be configured by the user.

The device counts the number of packets received, and displays the number of packets expected, the number of packets actually received, the number of chip errors detected, and the throughput of the system (as a percentage).

## Receive Packets Test

The Receive Packets Test puts the device into a mode that acts as a simple packet sniffer. In this test, the device is put into promiscuous mode, and will display the following information about each packet received:

- Timestamp, in microseconds, showing elapsed time since receiving the previous packet
- Packet type (e.g. Beacon, Data, Acknowledge, Mac Command, Reserved)
- Source address (short or extended)
- Destination address (short or extended)
- Packet checksum (good or bad)

## Transmit Packets Test

The Transmit Packets Test transmits a packet at one of two rates – once every second (slow) or approximately once every 20 ms (fast). The packets are of type **data**, and are sent with the source extended address set to the MAC address of the module in use (displayed during the test), and a destination extended address of zero.

The packets have a 4-byte payload that is a 32-bit incrementing number equal to the “packets sent” value displayed during the test.

## Connectionless Packet Error Rate Test

The Connectionless Packet Error Rate Test allows the measurement of packet error rate (PER) to be made using two modules running the Customer Module Evaluation Tool. One device must be configured as a slave, and the other device as a master that controls the test and displays the results. The test can be performed either with or without acknowledgments, on any selected channel. If using acknowledgments, the number of retries can be configured.

## Packet Error Rate Test

The Packet Error Rate (PER) Test is designed to show real world performance of communications between two boards containing JN516x devices, and as such, this test requires two separate boards, each fitted with the same device type and each programmed with the **AN1172\_ModulePerTest\_JN51xx.bin** file.

The first board acts as the PER test master (the test controller) and the second as the PER test slave (the device under test).

Make the following connections between the two boards:

| Master  | Slave   |
|---------|---------|
| DIO14 ← | → DIO15 |
| DIO15 ← | → DIO14 |
| GND ←   | → GND   |

On DR1174 (EK001) type boards DIO14 is pin15, DIO15 is pin16 on the expansion header.

These connections link UART 2 on the two boards to each other. This is required for test control purposes.

To start the test:

1. Connect the slave board to a PC with a USB cable or Serial cable (according to board type)
2. Establish a connection with HyperTerminal and choose "Run as PER test slave" from the Packet Error Rate Test menu.
3. Connect the master board to a PC with a USB cable or Serial cable (according to board type)
4. Establish a connection with HyperTerminal and choose "Run as PER test master" from the Packet Error Rate Test menu to begin the test.

Once the test has started, packets are transmitted from the master to the slave. The slave board keeps a count of the headers and whole packets received - if a whole packet is received successfully, the slave returns an acknowledge packet to the master. The master keeps a count of the acknowledgements received. 500 packets are sent on each channel and the results are displayed as percentages of successful packets (100% corresponds to all packets received).

## Clear Channel Assessment Test

The Clear Channel Assessment (CCA) test is used to obtain the result of a clear channel assessment. The different CCA modes and the threshold for CCA may each be selected.

| CCA_MODE                  | Mode number |
|---------------------------|-------------|
| ENERGY_DETECT             | 1           |
| CARRIER_DETECT            | 2           |
| CARRIER_OR_ENERGY_DETECT  | 3           |
| CARRIER_AND_ENERGY_DETECT | 4           |

## Revision History

| Version | Notes         |
|---------|---------------|
| 1.0     | First release |
|         |               |

## Important Notice

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

All trademarks are the property of their respective owners.

**NXP Laboratories UK Ltd**  
(Formerly Jennic Ltd)  
Furnival Street  
Sheffield  
S1 4QT  
United Kingdom  
  
Tel: +44 (0)114 281 2655  
Fax: +44 (0)114 281 2951

[www.nxp.com/jennic](http://www.nxp.com/jennic)